

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/846,795	05/01/2001	Jack H. Linn	87552.055101/SE-1472TD.A 7145		
34206	7590 06/18/2003				
FOGG AND ASSOCIATES, LLC				INER	
P.O. BOX 58 MINNEAPO	81339 DLIS, MN 55458-1339		SARKAR, ASOK K		
			ART UNIT	PAPER NUMBER	
			2829		
			DATE MAILED: 06/18/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

,		Application No.	Applicant(s)	
		09/846,795	LINN ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Asok K. Sarkar		
	The MAILING DATE of this communication ap		ith the correspondence address	
I HE - Exte after - If the	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reply period for reply is specified above. the maximum statutory period.	Y IS SET TO EXPIRE 3 M 136(a). In no event, however, may a r by within the statutory minimum of third will apply and will expire SIX (6) MON	ONTH(S) FROM eply be timely filed y (30) days will be considered timely.	
- Any	re to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing a patent term adjustment. See 37 CFR 1.704(b).	P Cause the application to become AE	ANDONED (251100 0 4400)	cation.
1)🖂	Responsive to communication(s) filed on 21	<u> April 2003</u> .		
2a) <u></u> □	This action is FINAL . 2b)⊠ Th	is action is non-final.		
3)□ Dispositi	Since this application is in condition for allowatelosed in accordance with the practice under on of Claims	ance except for formal mat <i>Ex part</i> e <i>Quayle</i> , 1935 C.I	ters, prosecution as to the me D. 11, 453 O.G. 213.	rits is
4)⊠	Claim(s) 24-44 and 46-48 is/are pending in the	e application.		
	4a) Of the above claim(s) is/are withdraw	wn from consideration.		
	Claim(s) is/are allowed.			
6)⊠	Claim(s) 24-44 and 46-48 is/are rejected.			
	Claim(s) is/are objected to.			
8)□	Claim(s) are subject to restriction and/o	r election requirement.		
	on Papers	,		
9) 🗌 🗆	The specification is objected to by the Examine	r.		
10)⊠ 7	he drawing(s) filed on <u>01 May 2001</u> is/are: a)	☑ accepted or b) ☐ objected	to by the Examiner.	
	Applicant may not request that any objection to the	e drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).	
11)[T	he proposed drawing correction filed on	is: a)□ approved b)□ di	sapproved by the Examiner.	
	If approved, corrected drawings are required in rep	ly to this Office action.		
12) 🔲 T	he oath or declaration is objected to by the Exa	aminer.		
Priority u	nder 35 U.S.C. §§ 119 and 120			
13) 🗌	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. §	119(a)-(d) or (f).	
a)[☐ All b)☐ Some * c)☐ None of:			
	1. Certified copies of the priority documents	have been received.		
:	2. Certified copies of the priority documents	have been received in Ap	plication No.	
	3. Copies of the certified copies of the priori application from the International Bur ee the attached detailed Office action for a list of	ity documents have been r eau (PCT Rule 17.2(a)).	eceived in this National Stage	
	cknowledgment is made of a claim for domestic			cation)
a)	☐ The translation of the foreign language proveknowledgment is made of a claim for domestic	visional application has bee	en received.	
Attachment(
2) Notice 3) Informa	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449) Paper No(s)	4) Interview St. 5) Notice of Inf 6) Other:	immary (PTO-413) Paper No(s) formal Patent Application (PTO-152)	·
S. Patent and Trac TO-326 (Rev.		ion Summary	Part of Paper No. 17	

DETAILED ACTION

Reply to Appeal Brief

In response to Applicant's Appeal Brief, Examiner has carefully reviewed the 1. record and discovered that the 103 rejections of claims 30, 32 - 34, 39 and 42 - 44 would benefit from further elaboration in the interest of customer service. The prosecution of the case is hereby reopened to clarify those rejections.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in-

(1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or

(2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under

the treaty defined in section 351(a).

- 3. Claims 24 – 29, 31, 35 – 38, 40, 41 and 46 - 48 are rejected under 35
- U.S.C. 102(e) as being anticipated by Henley, US 6,083,324.

Regarding claims 24, 26, 28, 29, 36, 38, 40 and 46, Henley teaches a bonded SOI substrate comprising all the structural elements of these claims as follows:

a wafer comprising a first layer of monocrystalline Si material adjacent first surface of the wafer with reference to Fig. 8;

a planar intrinsic gettering layer 808 with reference to Fig. 8 within Si inherently containing silicon ions. Henley teaches gettering zone of substantially pure semiconductor material in column 3, lines 3 – 8;

- an insulating bond layer 809 with reference to Fig. 8;
- a handle wafer 811 with reference to Fig. 8;
- semiconductor device 801 803 on the second layer with reference to Fig. 8 or the epitaxial layer 18 with reference to Fig. 1D.

These claims are product by process claims and are subject to the following:

Note that a "product by process" claim is directed to the product per se, no matter how actually made, *In re Hirao*, 190 USPQ 15 at 17 (footnote 3). See also *In re Brown*, 173 USPQ 685; *In re Luck*, 177 USPQ 523; *In re Fessmann*, 180 USPQ 324; *In re Avery*, 186 USPQ 161; *In re Wertheim*, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); *In re Marosi et al*, 218 USPQ 289; and particularly *In re Thorpe*, 227 USPQ 964, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that applicant has the burden of proof in such cases, as the above case laws make clear.

In the instant case, Henley teaches a semiconductor device, having planar gettering zone similar to that of the Applicant. The Henley's device is indistinguishable from that of the Applicant since the heating step in forming Henley's device will restore the damage caused by the implantation converting it to undamaged monocrystalline semiconductor material (see column 5, lines 4-14).

Regarding claims 25, 27, 37 Henley teaches device is a FET in column 8, line 33.

Regarding claims 31 and 41, Henley teaches handle wafer 414 with reference to Fig 4 of silicon and bonding layer of silicon dioxide (see column 6, lines 43 - 44).

Regarding claims 35, 47 and 48, Henley teaches two or more semiconductor devices 801 - 803, which are laterally isolated by regions 804 with reference to Fig. 8 in column 8, lines 31 - 48.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all 4. obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 30 and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Henley, US 6,083,324 in view of Hori, US 5,731,637.

Henley fails to expressly teach implantation with Si.

Hori teaches forming gettering layers by implanting Si in column 3, lines 43 – 45.

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Henley by forming gettering layer with Si implantation since the intrinsic gettering layers can be formed by implanting Si as taught by Hori.

Moreover, the claims relate to a product and as was described earlier, it is immaterial how the gettering layer is made and therefore the device claimed in the instant case is identical to that of Henley's. Note that a "product by process" claim is directed to the product per se, no matter how actually made,

6. Claims 32 - 34 and 42 - 44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Henley, US 6,083,324 in view of Horikawa, US 6,046,095.

Henley teaches the thickness of the first layer to be between 0.1 – 0.8 micron in column 4, line 21. He also teaches that the thickness of the gettering layer and consequently the remaining second layer on the starting wafer will depend on various

factors especially the energy in various places in columns 4 – 6, but fails teach the thickness of the second monocrystalline semiconductor layers and the gettering zone.

Horikawa teaches the relationship for evaluation of the gettering efficiency for the silicon wafer with the thickness of the gettering layer in column 3, lines 30 - 50

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to judiciously adjust and control these parameters during the formation of the SOI substrate as taught by Henley and Horikawa through routine experimentation and optimization to achieve optimum benefits (see MPEP 2144.05) and it would not yield any unexpected results.

Note that the specification contains no disclosure of either the critical nature of the claimed processes or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen methods or upon another variable recited in a claim, the Applicant must show that the chosen methods or variables are critical (*Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir., 1990)). See also *In re Aller, Lacey and Hall* (10 USPQ 233 – 237).

Response to Arguments

7. Applicant's comments/arguments in the Appeal Brief are moot in view of the reopening of the prosecution. Nevertheless, the Examiner provides the following relevant points of Applicant's arguments to ensure that the Applicant clearly understands the Examiner's position. Regarding the independent claims 24, 26, 28 and 38 ,the Applicant argues that Henley reference does not teach forming a semiconductor device of undamaged monocrystalline semiconductor material. The instant invention

claims a product (semiconductor device) and therefore should be compared to the product taught by the reference. As is pointed out in the rejection, the product taught by Henley is indistinguishable from the present invention since the heating step in forming Henley's device will heal the implantation damage in Henley's device and restore it to the original undamaged condition as claimed by the instant invention. Since Henley's device has an annealed layer, the original electrical characteristics will be restored by the annealing process and the same layer will be indistinguishable from the Applicant's undamaged monocrystalline silicon layer.

The Applicant's argument regarding the dependent claims is moot in view of the new ground of rejection. The process of making a device receives weight for a device claim to the degree that it defines the structure.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Asok K. Sarkar whose telephone number is 703 308 2521. The examiner can normally be reached on Monday - Friday (8 AM- 5 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kammie Cuneo can be reached on 703 308 1233. The fax phone numbers for the organization where this application or proceeding is assigned are 703 308 7722 for regular communications and 703 308 7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 308 4918.

Asok K. Sarkar May 23, 2008

KAMAND CUNEO

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800